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Abstract
The problem of scheduling of workloads onto
heterogeneous processors (e.g., CPUs, GPUs, FP-
GAs) is of fundamental importance in modern
data centers. Current system schedulers rely on
application/system-specific heuristics that have to
be built on a case-by-case basis. Recent work has
demonstrated ML techniques for automating the
heuristic search by using black-box approaches
which require significant training data and time,
which make them challenging to use in prac-
tice. This paper presents Symphony, a scheduling
framework that addresses the challenge in two
ways: (i) a domain-driven Bayesian reinforce-
ment learning (RL) model for scheduling, which
inherently models the resource dependencies iden-
tified from the system architecture; and (ii) a sam-
pling-based technique to compute the gradients of
a Bayesian model without performing full prob-
abilistic inference. Together, these techniques
reduce both the amount of training data and the
time required to produce scheduling policies that
significantly outperform black-box approaches by
up to 2.2×.
1. Introduction
The problem of scheduling of workloads on heterogeneous
processing fabrics (i.e., accelerated datacenters including
GPUs, FPGAs, and ASICs, e.g., Asanovic´ (2014); Shao &
Brooks (2015)), is at its core an intractable NP-hard prob-
lem (Mastrolilli & Svensson, 2008; 2009). System sched-
ulers generally rely on application- and system-specific
heuristics with extensive domain-expert-driven tuning of
scheduling policies (e.g., Isard et al. (2009); Giceva et al.
(2014); Lyerly et al. (2018); Mars et al. (2011); Mars & Tang
(2013); Ousterhout et al. (2013); Xu et al. (2018); Yang et al.
(2013); Zhang et al. (2014); Zhuravlev et al. (2010); Za-
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haria et al. (2010)). Such heuristics are difficult to generate,
as variations across applications and system configurations
mean that significant amounts of time and money must be
spent in painstaking heuristic searches. Recent work has
demonstrated machine learning (ML) techniques (Delim-
itrou & Kozyrakis, 2013; 2014; Mao et al., 2016; 2018)
for automating heuristic searches by using black-box ap-
proaches which require significant training data and time,
making them challenging to use in practice.
This paper presents Symphony, a scheduling framework
that addresses the challenge in two ways: (i) we use a
domain-guided Bayesian-model-based partially observable
Markov decision process (POMDP) (Astrom, 1965; Kael-
bling et al., 1998) to decrease the amount of training data
(i.e., sampled trajectories); and (ii) a sampling-based tech-
nique that allows one to compute the gradients of a Bayesian
model without performing full probabilistic inference. We
thus, significantly reduce the costs of (i) running a large het-
erogeneous computing system that uses an efficient schedul-
ing policy; and (ii) training the policy itself.
Reducing Training Data. State-of-the-art methods for
choosing an optimal action in POMDPs rely on training of
neural networks (NNs) (Mnih et al., 2016; Dhariwal et al.,
2017). As these approaches are model-free, training of the
NN requires large quantities of data and time to compute
meaningful policies. In contrast, we provide an inductive
bias for the reinforcement learning (RL) agent by encod-
ing domain knowledge as a Bayesian model that can infer
the latent state from observations, while at the same time
leveraging the scalability of deep learning methods through
end-to-end gradient descent. In the case of scheduling, our
inductive bias is a set of statistical relationships between
measurements from microarchitectural monitors (Dreyer &
Alpert, 1997). To the best of our knowledge, this is the first
paper to exploit those relationships and measurements to
infer resource utilization in the system (i.e., latent state) to
build RL-based scheduling polices.
Reducing Training Time. The addition of the inductive
bias, while making the training process less data-hungry
(i.e., requiring fewer workload executions to train the
model), comes at the cost of additional training time: the
cost of performing full-Bayesian inference at every training
step (Dagum & Luby, 1993; Russell et al., 1995; Binder
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Figure 1. Performance degradation due to PCIe contention be-
tween GPU and NIC (averaged over 10 runs).
et al., 1997). It is this cost that makes the use of deep
RL techniques in dynamic real-world deployments (which
require periodic retraining) prohibitively expensive. To ad-
dress that issue, we have developed a procedure for comput-
ing the gradient of variables in the above Bayesian model
without requiring full inference computation, unlike prior
work (Russell et al., 1995; Binder et al., 1997). The key
is to calculate the gradient by generating samples from the
model, which is computationally simpler than inferring the
posterior distribution.
Need for New Scheduler. Current schedulers prioritize the
use of simple generalized heuristics and coarse-grained re-
source bucketing (e.g., core counts, free memory) to make
scheduling decisions. Hence, even though they are per-
ceived to perform well in practice, they do not model com-
plex emergent heterogeneous compute platforms and hence
leave a lot to be desired. Consider the case of a distributed
data processing framework that uses two GPUs to perform a
halo exchange.1 Fig. 1 shows the performance (here, band-
width) of the exchange as “isolated” performance. If the
application were to concurrently perform distributed net-
work communication, we would observe that the original
GPU-to-GPU communication is affected because of PCIe
bandwidth contention at shared links (i.e., a “hidden” re-
source that is not often exposed to the user). Such behavior
is shown as “contention” in Fig. 1, and can cause as much
as a 0− 1.8× slowdown, depending on the size of the trans-
mitted messages. Traditional approaches would either have
such a heuristic manually searched and incorporated into a
scheduling policy, or would expect it to be found automati-
cally as part of the training of a black-box ML model, and
both approaches can require significant effort in profiling/-
training. In contrast, our approach allows the utilization of
architectural resources (in this case, of the PCIe network)
as an inductive bias for the RL-agent, thereby allowing the
training process to automatically hone in on such resources
of interest, without having to identify the resource’s impor-
tance manually.
Results. The Symphony framework reduces the average
1A halo exchange occurs due to communication arsing between
parallel processors computing an overlapping pieces of data, called
halo regions, that need to be periodically updated.
job completion time over hand-tuned scheduling heuristics
by as much as 32%, and to within 6% of the time taken
by an oracle scheduler. It also achieves a training time
improvement of 4× compared to full Bayesian inference
based on belief propagation. Further, the technique out-
performs black-box ML techniques by 2.2× in terms of
training time. We believe that Symphony is also representa-
tive of RL applied to several other control-related problems
(e.g., industrial scheduling, data center network schedul-
ing) where data-driven approaches can be augmented with
domain knowledge to build sample-efficient RL-agents.
2. Background
Partially Observable Markov Decision Processes. A
POMDP is a stochastic model that describe relationships
between an agent and its environment. It is a tuple
(S,A, T ,Ω, O,R, γ), where S is the state space, A is
the action space, and Ω is the observation space. We
use st ∈ S to denote the hidden state at time t. When
an action at ∈ A is executed, the state changes accord-
ing to the transition distribution, st+1 ∼ T (st+1|st, at).
Subsequently, the agent receives a noisy or partially oc-
cluded observation ot+1 ∈ Ω according to the distribution
ot+1 ∼ O(ot+1|st+1, at), and a reward rt+1 ∈ R according
to the distribution rt+1 ∼ R(rt+1|st+1, at).
An agent acts according to its policy pi(at|st), which re-
turns the probability of taking action at at time t. The
agent’s goal is to learn a policy pi that maximizes the ex-
pected future reward J = Eτ∼p(τ)[
∑T
t=1 γ
t−1rt] over tra-
jectories τ = (s0, a0, . . . , aT−1, sT ) induced by its pol-
icy, where γ ∈ [0, 1) is the discount factor. In gen-
eral, a POMDP agent must infer the belief state bt =
Pr(st|o1, . . . , ot, a0, . . . , at−1), which is used to calculate
pi(at|sˆt) where sˆt ∼ bt. In the remainder of the paper, we
will use pi(at|sˆt) and pi(at|bt) interchangeably.
Related Work. Finding solutions for many POMDPs in-
volves (i) estimating the transition model T and observation
model O, (ii) performing inference under this model, and
(iii) choosing an action based on the inferred belief state.
Prior work in this area has extensively explored the use
of NNs, particularly recurrent NNs (RNNs), as universal
function approximators for (i) and (iii) above because they
can be easily trained and have efficient inference procedures
(e.g., Hausknecht & Stone (2015); Narasimhan et al. (2015);
Mnih et al. (2015); Jaderberg et al. (2016); Foerster et al.
(2016); Karkus et al. (2017); Zhu et al. (2018)). Neural
networks have proven to be extremely effective at learning,
but usually require a lot of data (for RL-agents, sampled tra-
jectories, which may be prohibitively expensive to acquire
for certain classes of applications, such as scheduling). The
ability to incorporate explicit domain knowledge (which in
the case of scheduling, is based on system design invariants)
could significantly reduce the amount of data required. To
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that end, other work (Karkus et al., 2017; Silver et al., 2017;
Igl et al., 2018) has advocated the integration of probabilis-
tic models (including Bayesian filter models) for (i) above.
The significant computational cost of learning and inference
in such deep probabilistic models has spurred the use of ap-
proximation techniques for training and inference, including
NN-based approximations of Bayesian inference (Karkus
et al., 2017; Zhu et al., 2018) and variational inference meth-
ods (Igl et al., 2018).
In this paper, we too advocate the use of a domain-driven
probabilistic model for bt that can be trained through end-
to-end back-propagation to compute a policy. Specifically,
the technique handles the gradient descent procedure on a
Bayesian network (BN) with known structure and incom-
plete observations without performing inference on the BN,
only requiring generation of samples from the model. That
approach is different from to prior work on learning BNs
using gradient descent (Russell et al., 1995; Binder et al.,
1997) or expectation maximization, both of which require
full posterior inference at every training step.
Actor-Critic Methods. Actor-Critic methods (Konda &
Tsitsiklis, 2000) have previously been proposed for learn-
ing the parameters ρ of an agent’s policy piρ(at|st). Here
(i) the “Critic” estimates the value function V (s), and
(ii) the “Actor” updates the policy pi(a|s) in the direction
suggested by the Critic. In this paper, we use n-step learn-
ing with the asynchronous advantage actor-critic (A3C)
method (Mnih et al., 2016). For n-step learning, start-
ing at time t, the current policy performs ns consecutive
steps in ne parallel environments. The gradient updates
of pi and V are based on that mini-batch of size nens.
The target for the value function Vη(st+i), i ∈ [0, ns),
parameterized by η, is the discounted sum of on-policy
rewards up until t + ns and the off-policy bootstrapped
value V ∗η (st+ns). If we use an advantage function A
t,i
η =
(
∑ns−i−1
j=0 γ
jrt+i+j) + γ
ns−iV ∗η (st+ns) − Vη(st+1), the
value function is
LAt (ρ) = −
1
nens
ne−1∑
e=0
ns−1∑
i=0
Est+i∼bt+i [log piρ(at+i|st+i)
At,iη (st+i, at+i)] (1a)
LVt (η) =
1
nens
ne−1∑
e=0
ns−1∑
i=0
Est+i∼bt+i
[
At,iη (st+i, at+i)
2
]
.
(1b)
3. Training the POMDP RL-Agent with
Back-Propagation
We consider a special case of the POMDP formulation
presented above (illustrated in Fig. 2). We assume that
the domain knowledge about the environment of the
RL-agent is presented as a joint probability distribution
Pr(st, at−1, ot; ΘBN ) that can be factorized as a BN (with
Inference 
Procedure
Critic
Actor
BN Model
V (bˆt)
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Figure 2. The proposed RL architecture.
parameters ΘBN ). A BN is a probabilistic graphical model
that represents a set of variables and their conditional de-
pendencies via a directed acyclic graph (DAG). We use
probabilistic inference on the BN to calculate an estimate of
the belief state bˆt. bˆt is then used in an NN fpi(bˆt; Θpi) (with
parameters Θpi) to approximate the RL-agent’s policy, and
an NN fV (bˆt; ΘV ) (with parameters ΘV ) to approximate
the state-based value function. We refer to all the parame-
ters of the model as Θ = (ΘBN ,Θpi,ΘV ) = (ρ, η). The
model is then trained by propagating the gradient of the
total loss ∇ΘLRLt = ∇ΘLAt (ρ) +∇ΘLVt (η). Estimating
this gradient requires us to compute ∇ΘBN bˆt. Traditional
methods for computing the gradient require inference com-
putation (Russell et al., 1995; Binder et al., 1997). However,
even approximate inference in such models is known to be
NP-Hard (Dagum & Luby, 1993). Below we describe an
algorithm for approximating the gradient without requiring
computation of full Bayesian inference. All that is required
is the ability to generate samples from the BN. Only the
subset of the BN necessary for generation of the samples
is expanded. The samples are then used as a representa-
tion of the distribution of the BN. As a result, the proposed
method decouples the training of the BN from the inference
procedure used on it to calculate bˆt.
3.1. The Bayesian Network & Its Gradient
Let the BN described above be a DAG (V,E), and let
X = {Xv|v ∈ V } be a set of random variables indexed by
V . Associated with each nodeX is a conditional probability
density function Pr(X|℘(X)), where ℘(X) are the parents
of X in the graph. We assume that we are given (i) an effi-
cient algorithm for sampling values of X given ℘(X), and
(ii) a function fX(x, y; θX) = PrθX (X = x|℘(X) = y)
whose partial derivative with respect to θX is known and
efficiently computable. The BN can also have determinis-
tic relationships between two random variables, under the
assumption that the relationship is a differentiable diffeo-
morphism. That is, for random variables X , Y , and diffeo-
morphism F , Pr(Y = y) = Pr(X = F−1(y))|DF−1(y)|
where DF−1 is the inverse of the Jacobian of F .
Computing Gradient. For a random variable X in the
BN, we define its parents as ℘(X), its ancestor set as
Ξ(X) = {Y |Y  X ∧ Y 6∈ ℘(X)} (where  repre-
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sents a directed path in the BN). We now define a procedure
to approximately compute the gradient of X with respect
to ΘBN . We do so in two parts: (i) ∂ Pr(X=x|ξ=a)/∂θX and
(ii)∇ΘBN\θX Pr(X = x|ξ = a) for ξ ⊆ Ξ(X). First,
∂ Pr(X = x|ξ = a)
∂θX
=
∂
∂θX
∫
Pr(℘(X) = y|ξ = a)×
Pr(X = x|℘(X) = y, ξ = a)dy
=
∂
∂θX
∫
Pr(℘(X) = y|ξ = a)fX(x,y; θX)dy
=
∫
Pr(℘(X) = y|ξ = a)∂fX(x,y; θX)
∂θX
dy
≈
S∑
i=1
nS(a,yi)
nS(a)
∂fX(x,yi; θX)
∂θX
. (2)
Here, S samples are drawn from a variable(s) Z such that
nS(j) is the number of times the value j appears in the set
of samples {zi}, i.e., nS(j) =
∑S
i=1 1{zi = j}. Next,
∇ΘBN\θX Pr(X = x|ξ = a)
= ∇ΘBN\θX
∫
Pr(℘(X) = y|ξ = a)×
Pr(X = x|℘(X) = y, ξ = a)dy
=
∫
fX(x,y; θX)∇ΘBN\θX Pr(℘(X) = y|ξ = a)dy
≈
S∑
i=1
nS(yi)
S
fX(x,yi; θX)∇ΘBN\θX Pr(℘(X) = yi|ξ = a)
(3)
When |℘(X)| > 1, variables in ℘(X) might not be condi-
tionally independent given Ξ(X). Hence we find a set of
nodes N such that I ⊥ J |Ξ(X) ∪N ∀I, J ∈ ℘(X). Then,
Pr(℘(X) = yi|ξ = a)
=
∫
Pr(N = n|ξ = a)Pr(℘(X) = y|N = n, ξ = a)dn
=
∫
Pr(N = n|ξ = a)
m∏
j=1
Pr(Pj = yj |N = n, ξ = a)dn
≈
S∑
k=1
nS(a,ni)
nS(a)
m∏
j=1
Pr(Pj = yj |N = nk, ξ = a), (4)
where ℘(X) = (P1, . . . , Pm) and yi = (yi,1, . . . , yi,m).
Thus, we obtain,
∇ΘBN\θX Pr(℘(X) = yi|ξ = a)
≈
S∑
k=1
nS(a,nk)
nS(a)
×
∇ΘBN\θX
m∏
j=1
Pr(Pj = yi,j |N = nk, ξ = a)
=
S∑
k=1
nS(a,nk)
nS(a)
×
m∑
l=1
 m∏
h=1,h6=l
Pr(Ph = yi,h|N = nk, ξ = a)
×
∇ΘBN\θX Pr(Pl = yi,l|N = nk, ξ = a)
≈
S∑
k=1
nS(a,nk)
nS(a)
m∑
l=1
 m∏
h=1,h 6=l
nS(yi,h, a,nk)
nS(a,nk)
×
Expand by recursion using Eqns. 2, 3, and 5︷ ︸︸ ︷
∇ΘBN\θX Pr(Pl = yi,l|N = nk, ξ = a) . (5)
The term ∇ΘBN\θX Pr(Pl = yi,l|N = nk, ξ = a) rep-
resents the gradient operator on a subset of the original
BN, containing only the ancestors (from the BN’s graphical
structure) of X . Hence that gradient term can be recursively
expanded using Eqns. 2, 3, and 5. Repeating that process
for all variables in bˆt allows us to calculate the∇ΘBN bˆt.
Computational Complexity. The cost of computing
Eqns. 2, and 3 is O(S). The cost of computing Eqn. 5
is O(mS). The cost of finding N is O(|℘(st)|2(|V |+ |E|))
(i.e., the cost of running the Bayes ball algorithm (Shachter,
2013) for every pair of nodes in ℘(X)). The total com-
putational complexity of the entire procedure hinges on
finding the number of times Eqns. 2, 4, and 5 are executed,
which we refer to as Q. Q depends on the size of N and
on the graphical structure of the BN. Hence, the total cost
of computing∇ΘBN bˆt is O(Q(|℘(st)|2(|V |+ |E|) +mS))
(where |℘(st)| ≤ |V | − 1), which is computed nsne|bt|
times during training. Note that for a polytree BN (the
graphical structure of the BN we will use in §4), N = ∅,
and Q ≤ |V |. This is still better than belief propagation
on the polytree with the gradient computation technique
from Russell et al. (1995); Binder et al. (1997), which is
O(|V |maxv∈V (dom(Xv))), where dom(X) is the size of
the domain of X , which could be exponentially large.
4. Scheduling Data Center Workloads By
Using Reinforcement Learning
We now demonstrate an application of the POMDP model
and training methodology presented in §3 to the problem
of scheduling tasks on a heterogeneous processing fabric
that includes CPUs, GPUs, and FPGAs. The model inte-
grates real-time performance measurements, prior knowl-
edge about workloads, and system architecture to (i) dy-
namically infer system state (i.e., resource utilization), and
(ii) automatically schedule tasks on a heterogeneous pro-
cessing fabric.
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Figure 3. Architecture of the Symphony ML model.
Workload & Programming Model. The system workload
consists of multiple user programs, and each program is
expressed as a data flow graph (DFG). A DFG is a DAG
where the nodes represent computations (which we refer
to as kernels, e.g., matrix multiplication), and edges rep-
resent input-output relationships between the nodes. Prior
work has shown that a large number of applications can
be expressed as compositions of such kernels (Asanovic´
et al., 2009; Banerjee et al., 2016). Prominent examples of
such compositions include modern data analytics and ML
frameworks that describe workloads as DFGs (Abadi et al.,
2016; Chambers et al., 2010; McCool et al., 2012; Zaharia
et al., 2012). We assume that the kernels are known ahead
of time and have multiple implementations available for
different processors and accelerators. That assumption is
correct for many ML workloads; for other workloads, it is
an area of active research wherein accelerator designers and
architects are trying to decompose larger applications into
smaller pieces. Once trained, our approach can schedule any
composition (DFG) of the kernels, but requires retraining
when the set of available kernels change.
POMDP Architecture. The overall architecture of the
Symphony POMDP model is illustrated in Fig. 3. The first
part of the POMDP models the latent state bˆt of the com-
puter system. For the scheduling problem, bˆt corresponds to
resource utilization of various components of the computer
system. Utilization of some of the resources can be mea-
sured directly in software (e.g., the amount of free memory);
however, the different layers of abstraction of the computer
stack hide some others from direct measurement. For exam-
ple, consider the example in Fig. 1 in §1; here, PCIe link
bandwidth cannot be directly measured. However, it can
be measured indirectly by using the number of outstanding
requests to memory from each PCIe device and by using the
topology of the PCIe network. In essence, we statistically
relate the back pressure of one resource on another, until we
can find a resource that can be directly measured via real-
time performance counter (PC) measurements (ot) (Dreyer
& Alpert, 1997). We refer to such resources whose uti-
lization cannot be directly measured as hidden resources.
PCs are special-purpose registers present in the CPU and
other accelerators for characterization of an application’s be-
havior and identification of microarchitectural performance
bottlenecks. Specifically, we use a BN to (i) model aleatoric
uncertainty in measurements, and (ii) encode our knowl-
edge about system architecture in terms of invariants or
statistical relationships between the measurements. Infer-
ence on that BN then gives us an accurate estimate of the
latent state of the system. Second, we use an RNN (i.e.,
fpi(·) and fV (·)) to learn scheduling policies for user pro-
grams that minimize resource contention and maximize
performance. Those two ML models effectively decouple
system-architecture-specific and measurement-specific as-
pects of scheduling (the BN) from its optimization aspects
(the NN). The compelling value of the above architecture
(and its two constituent models) is that it can automatically
generate scheduling policies for the deployment of DFGs in
truly heterogeneous environments (that have CPUs, GPUs,
and FPGAs) without requiring configuration specifics, or
painstakingly tuned heuristics. The model improves over-
all performance and resource utilization, and enables fine-
grained resource sharing across workloads.
Performance Counters. PCs are generally relied upon to
conduct low-level performance analysis or tuning of per-
formance bottlenecks in applications. As the source of
such bottlenecks is generally the unavailability of system
resources, the performance counter can naturally be used to
estimate resource utilization of a system. Another benefit
of using PCs is that it is not necessary to modify an appli-
cation’s source code in order to make measurements. PCs
can be grouped into three categories: (i) those pertaining to
the processing fabric (CPU core or accelerators); (ii) those
pertaining to the memory subsystem; and (iii) those pertain-
ing to the system interconnect (in our case, PCIe). Fig. 4
illustrates the organization of a computer system as well as
the categories above. Fig. 5 shows a mapping between the
system organization and the PCs that are used in the BN
model (described below).2
BN Model. Measurements made from PCs have some inher-
ent noise (Weaver & McKee, 2008). The measurements can
only be stored in a fixed number of registers. Hence, only
a fixed number of measurements can be made at any one
point in time. As a result, one must make successive mea-
surements that capture marginally different system states.
Particular performance counters might become unavailable
(or return incorrect values). Finally, if a single schedul-
ing agent is controlling a cluster of machines (which is
common in data centers), measurements made on differ-
ent machines will not be in sync and will often be delayed
by network latency. As a result, PCs are often sampled
N times between successive scheduler invocations to get
around some of the sources of error. To maximize the per-
2A complete list of the PCs used in this paper can be found in
the supplementary material.
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Figure 4. Organization of a multi-CPU computer.
formance estimation fidelity, we apply statistical methods
to systematically model the variance of the measurements.
For a single performance counter ot[c], if the error in mea-
surement ec can be modeled, then the measured value mc
can be modeled in terms of the true value vc plus measure-
ment noise ec, i.e., mc = vc + ec. Here, we focus only
on random errors, and assume zero systematic error. That
is a valid assumption because the only reason for system-
atic errors is hardware or software bugs. We assume that
the error can be modeled as ec ∼ N (0, σ) for some un-
known variance σ; hence, Pr(mc | vc) = N (mc, σ). That
follows from prior work based on extensive measurement
studies (Weaver & McKee, 2008). Now, given N measure-
ments of the value of the performance counter, we compute
their sample mean µ and sample variance S. A scaled and
shifted t-distribution describes the marginal distribution of
the unknown mean of a Gaussian, when the dependence on
variance has been marginalized out (Gelman et al., 1995);
i.e., vc ∼ µ + S/√N Student(ν = N − 1). In our experi-
ments, the confidence level of the t-distribution was 95%.
Now, given a distribution of vc for every element of ot, we
describe the construction of the BN model. Our goal is to
model resource utilization (a number in [0, 1]) for a relevant
set of architectural resources R. To do so, we use algebraic
models for composing PC measurements (vc) by using alge-
braic (deterministic) relationships derived from information
about the CPU architecture. Processor performance manu-
als (Yasin, 2014; Intel Corp., 2016; Hall et al., 2017) and
or vendor contributions in OS codebases (e.g., in the perf
module in Linux) provide such information. When available
in the later format (which is indeed the case for all modern
Intel, AMD, ARM, and IBM CPUs), these relationships can
be automatically parsed and be used to construct the BN.
As our error-corrected measurements are defined in terms of
distributions, the algebraic models that encode static infor-
mation about relationships (based on the microarchitecture
of the processor or topology of the system) now define statis-
tical relationships vcs (based on the Jacobian relationships
described in §3). Fig. 5 shows an example of the BN model.
However, the types and meanings of hardware counters
vary from one kind of architecture to another because of
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the variation in hardware organizations. As a result, the
model defined by the BN is parametric, changing with dif-
ferent processors and system topologies (i.e., across all the
different types of systems in a data center).
Consider the example of identifying memory bandwidth
utilization for a CPU core. According to the processor docu-
mentation, the utilization can be computed by measuring the
number of outstanding memory requests (which is available
as a PC), i.e., Outstanding Requests[≥θMB ]/Outstanding Requests[≥1].3
That is, identify the fraction of cycles in some time win-
dow that CPU-core stalls because of insufficient bandwidth.
Naturally, in order to sustain maximum performance, it is
necessary to ensure that no stalls occur. The value θMB
is processor-specific and might not always be known. In
such cases, we use the training approach described in §3
to learn θMB . The procedure is repeated for all relevant
system utilization counters (marked as “Util.” in Fig. 5),
which together represent bˆt. Such a BN model for a 16-core
Intel Xeon processor (with all PCIe lanes populated) has 68
nodes, of which 32 are directly measured and the remainder
are computed through inference.
BN Retraining. The architectural information required to
build the BN can be found in processor manuals (Intel Corp.,
2016; Sudhakar & Srinivasan, 2019; Hall et al., 2017) as
well as in machine-parsable databases in the Linux kernel
source code as part of the perf package. The only human
intervention required in the process of building the BN is
for filtering out those resources that cannot be controlled
with software (because they change too quickly). The BN
model should only be rebuilt when the underlying hardware
configuration changes, which Mars & Tang (2013) observe
happens every 5–6 years in a data center.
Implementation Details. We collect system-wide (for all
processes) performance counter measurements for a vari-
ety of hardware events (described in Table 1). The system
wide collection leads to occasional spurious measurements
(e.g., from interrupt handlers), however, this allows us to
make holistic measurements (e.g., capture system calls or
3Here X[≥ t] counts cycles in which X exceeds threshold t.
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Table 1. Performance counters used in test evaluation. We have
disambiguated the names to ensure platform independence.
Performance Counters/Events
On-core Events
Core Clock Cycles, Reference Clock Cycles,
Temperature, Instructions (µops for
Intel) issued, Instructions (µops for
Intel) retired, Un-utilized slots due to
miss-speculation
Un-core & Memory Controller Events (per socket)
#Read/Write requests to DRAM (from all
channels), #Local DRAM accesses, #Remote
DRAM Accesses, #Read/Write requests to DRAM
(from all channels) from IO sources, #PCIe
Read, #PCIe Write, QPI(for Intel)/Nest(for
IBM) Transactions
OS/Driver Events
Free memory (CPU, GPU, FPGA), Total memory
(CPU, GPU, FPGA)
drivers that perform memory and DMA operations). We
make the minimum measurements to infer if a kernel sched-
uled to a CPU-hardware thread is core-bound (floating point-
and integer-intensive). This allows us to make scheduling
decisions on co-located kernels, i.e., those that get sched-
uled to SMT/hyperthreads bound to a core. The majority
of measurements are made at the level of un-core events
that captures performance of the memory interconnect and
the system bus: to identify kernels that are bandwidth bot-
tle necked. We do not explicitly model GPU performance
counters as low-level scheduling decisions (e.g., warp-level
scheduling) in GPUs are obfuscated by the NVIDIA run-
time/driver.
NN Model. The second part of the POMDP-based schedul-
ing model uses an NN (see Fig. 3) to learn the optimal policy
with which to schedule user tasks given a belief state. The
NN takes two graphs as inputs. The first input is the belief
state bˆt, encoded as vertex labels on a graph that describes
the topology of a computer system (i.e., the organization
shown in Fig. 4), and input labels that correspond to the
locations of inputs in the topology. The color coding in
Figs. 4, and 5 shows a mapping (i.e., vertex labels) between
nodes in the topology graph and bˆt. The second input is the
user’s program expressed as a DFG. We use graph network
(GN) layers (Battaglia et al., 2018) to “embed” the graphs
into a set of embedding vectors. GNs have been shown to
capture node, edge, and locality information. We chose
small, fully connected NNs for modeling the functional
transformations in the GN layers. Prior work in scheduling
(e.g., Grandl et al. (2016b); Wu et al. (2012)) has shown
the benefit of considering temporal information to capture
the dependencies of system resources over time as well as
the time evolution of the user DFG. We capture those rela-
tionships (between the embeddings of the input graphs) by
using an RNN, specifically an LSTM layer (Hochreiter &
Schmidhuber, 1997).
The action space A of the model is fixed as the number
of kernels/processors available in the system and is known
ahead of time. The action space consists of the follow-
ing types of actions. (i) Execution actions correspond to
execution of a kernel on a processor/accelerator. (ii) Recon-
figuration actions correspond to reconfiguration of a single
FPGA context to a kernel. (iii) No-Op actions correspond to
not scheduling any task in a particular scheduler invocation.
No-Ops are useful when the system resources are maxi-
mally subscribed, and execution of more tasks will hinder
performance. The scheduler is invoked every time there is
an idle processor/accelerator in the system (i.e., every time
a processor finishes the work assigned to it), causing the
system to take one of the above actions.
Reward Function. The reward rt is based on the objec-
tive of minimizing the runtime of a user DFG. At time t,
rt = −
∑t
i=0
1/Ti, where Ti is the wall clock time taken to
execute the i actions executing in the system at time t. We
picked rt as it represents the “makespan” of the schedule,
a metric that is popularly used in the traditional scheduling
literature and accurately represents the user-facing perfor-
mance of the system. Note that parallel actions are not
double-counted in this formulation. The BN and NN mod-
els are trained end-to-end using minimization of Eqn. 1
through back-propagation, as described in §3.
Implementation details of the BN and NN models are pre-
sented in the supplementary material.
5. Evaluation & Discussion
We evaluated the Symphony along the following dimen-
sions. (i) How well does Symphony perform compared to
the state of the art? (ii) How does the Symphony’s runtime
affect scheduling decisions? (iii) What are the savings in
training time compared to traditional methods? The eval-
uation testbed consisted of a rack-scale cluster of twelve
IBM Power8 CPUs, two NVIDIA K40, six K80 GPUs, and
two FPGAs. We illustrated the generality of techniques on a
variety of real-world workloads that used CPUs, GPUs, and
FPGAs: (i) variant calling and genotyping analysis (Van der
Auwera et al., 2013) on human genome datasets using tools
presented in Banerjee et al. (2016; 2017; 2019a); Li &
Durbin (2009; 2010); Langmead et al. (2009); McKenna
et al. (2010); Nothaft et al. (2015); Nothaft (2015); Rimmer
et al. (2014); Zaharia et al. (2011); (ii) epilepsy detection
and localization (Varatharajah et al., 2017) on intra-cranial
electroencephalography data; and (iii) in online security
analytics (Cao et al., 2015) for intrusion detection systems.
State of the Art. Traditional dynamic scheduling tech-
niques (e.g., Isard et al. (2009); Giceva et al. (2014); Ly-
erly et al. (2018); Ousterhout et al. (2013); Zhuravlev et al.
(2010); Zaharia et al. (2010)) use manually tuned heuristics
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Figure 7. Percentage of application executions that show a degrada-
tion in performance.
(e.g., fairness, shortest-job-first) that prioritize simplicity
and generality over achieving the best-case workload perfor-
mance, often allocating coarse-grained resources (e.g., GBs
of memory, CPU threads) and making simplifying assump-
tions about the underlying workload. Several ML-based
scheduling strategies have also been proposed, wherein the
above heuristics are learned from data. They use a vari-
ety of black-box ML models, e.g., model-free deep RL
in (Mao et al., 2016; 2018), collaborative filtering (Delim-
itrou & Kozyrakis, 2013; 2014), and other traditional ML
techniques like SVMs (e.g., Mars et al. (2011); Mars & Tang
(2013); Yang et al. (2013); Zhang et al. (2014)). A common
theme in these techniques is that of treating the system as
a black-box and performing scheduling to optimize appli-
cation throughput metrics. The above approaches are not
well-suited to heterogeneous, accelerator-rich systems in
which architectural diversity necessitates the use of low-
level resources, which cannot be measured directly and are
not semantically comparable across processors. As points
of comparison to Symphony, we used Graphene (Grandl
et al., 2016b), a heuristic-accelerated job shop optimization
solver4; Sparrow (Ousterhout et al., 2013), a randomized
scheduler; and Paragon (Delimitrou & Kozyrakis, 2013), a
collaborative filtering-based scheduler.
Baseline for Comparison. We defined the oracle schedule
to correspond to the best performance possible for running
an application on the evaluation system. It corresponds to
a completely isolated execution of an application. Here,
different concurrently executing kernels of the same appli-
cation contend for resources and might cause performance
degradation. For the benchmark applications, we accounted
for that by exhaustively executing schedules of the appli-
cation DFGs to find the one with the lowest runtime (i.e.,
the oracle run). We measured the runtime of kernel i in
workload (in the oracle run) j as toraclei,j across all kernels
and workloads. toraclei,j serves as the baseline for assessing
the performance of Symphony.
Effectiveness of Scheduling Model. First, we quantified
how well Symphony can handle scheduling of kernels in a
DFG taking into account of resource contention and inter-
4Graphene was not originally designed to execute on heteroge-
neous systems. In the supplementary material, we explain modifi-
cations we made to the algorithm.
ference at (i) intra-DFG level; and (ii) when executing with
an unknown co-located workload utilizing compute and I/O
resources. To do so, we measured the runtimes of each of
the kernels i in the workload j (as above) to compute tsi,j for
each scheduler s under test. In Fig. 6, we illustrate the distri-
bution of oracle-normalized runtimes for each of the kernels
in the workloads we tested, i.e., a distribution of tsi,j/toraclei,j
across 500 executions of the three above workloads. In the
figure, a distribution whose probability mass is closest to 1
is preferred, as it implies the least slowdown compared to
the oracle. We observe that the proposed technique signifi-
cantly outperformed the state-of-the-art. In our experiments,
the median and tail (i.e., 99th percentile) runtime of Sym-
phony outperformed the second best (in this case, Paragon)
by close to 32%. At the 99th percentile, the generated sched-
ules performed at a 6% loss relative to the oracle. Next, we
quantified the performance of end-to-end user workloads,
shown in Fig. 7. Here, we calculated 1− (∑i tsi,j)/(∑i toraclei,j )
for all 500 runs of the DFGs and grouped them into buckets
of different kinds of normalized performance. Symphony
significantly outperformed the other scheduling techniques,
running up to 60% of the applications with no performance
loss relative to the oracle execution, and the rest with a
performance loss of less than 20%.
Latency. There are two latencies to consider in comparing
schedulers: the latency of the entire user workload (“LW”,
shown in Fig. 6), and the latency of the scheduler execution
(“LS”, shown in Fig. 8). In Fig. 8, we show two config-
urations of the Symphony scheduler: (i) “No-Opt” which
uses a belief propagation-based update for the BN (and
MCMC-based inference); and (ii) “All-Opt” which uses the
sampling technique described in §3, accelerators5 to per-
form inference, and task batching (described below). LW
(≥ LS) is the user-facing metric of interest. Symphony out-
performs all baselines in terms of LW. In terms of median
LS, the Symphony is 1.8× and 1.6× faster than Paragon and
Graphene, respectively. In contrast, Sparrow, which ran-
domly assigns tasks to processors, has 3.6× lower median
latency than Symphony. However, the reduced LS comes at
the cost of increased LW (see Fig. 6).
Batching Task Execution. A key concern with Symphony
5The accelerators include an NVIDIA K80 GPU for NN infer-
ence and an FPGA for BN inference using Banerjee et al. (2019b).
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is its large tail latency (100× larger than its median; see
Fig. 8) compared to the other schedulers (which have deter-
ministic runtime). This increased latency is brought about
by Symphony having to perform significantly more com-
pute if the RL-policy-update is triggered. The scheduler
latency adversely affects LW as the time spent executing
scheduler calls, is time not utilized to make progress on the
user workload. In order to deal with this issue, our eval-
uation executed Symphony on batches of tasks instead of
single tasks, thereby amortizing the cost of executing Sym-
phony across the batch. Task batching works synergistically
with the sampling based gradient propagation technique to
reduce the tail latency by as much 12× (see Fig. 3). Fig. 9
demonstrates the average improvement in LW normalized
to the oracle over a range of batch sizes. We observe that
the optimal value for batch size is about 128 tasks per batch.
This corresponds to the “All Opt” configuration in Figs. 8,
and 10 as well as Figs. 6, and 7. The “No Opt” configuration
in Fig. 8 is computed at a batch size of one.
Training Time. Finally, we quantified the improvement
in training time offered by Symphony using the sampling-
based gradient computation methodology presented in §3.
We used the following baselines for evaluation: (i) mod-
el-free RNN (labeled “RNN” in Fig. 10); and (ii) the
“All Opt.” and “No Opt.” configurations from above.
The RNN model here replaces the BN (and inference)
and system-topology-embedding GN (in Fig. 3) with a 3-
layer, fully connected NN to compute an embedding for
ot. Fig. 10 illustrates the differences in performance of the
these configurations with respect to degradation in perfor-
mance of the user DFGs relative to the oracle schedule (i.e.,
1 − (∑i tsi,j)/(∑i toraclei,j )). We observe that the RNN is sig-
nificantly less sample-efficient than the proposed POMDP
is; specifically, it is ~2.2× worse than Symphony. Further
linearly extrapolating time to convergence from iteration
12 × 103, the RNN would need > 48 × 103 iterations to
achieve the same accuracy as Symphony.
The difference in training time for the “No Opt.” and “All
Opt” in Fig. 10 can be attributed to (i) time taken to per-
form back-propagation for policy updates; and (ii) effective
scheduler latency. Linearly extrapolating the training-loss,
we observe that “All Opt” is at least 4.3× more sample ef-
ficient than “No Opt” to reach a 30% mean loss relative to
the oracle. That reduction is significant because the contin-
uous churn of user workloads and machine configurations
in a cloud, as pointed out in Mars et al. (2011), would re-
quire that the scheduling model be periodically retrained.
In absolute terms, the “All Opt” configuration is able to
achieve ~30% mean loss relative to the oracle scheduler
in 700 hours of training and ~4400 iterations of workload
execution. That corresponds to approximately 500 hours of
system execution; hence, the total process takes 1200 hours.
Though this might appear to be over 7 weeks of time, in
wall clock time this is approximately 2 week because we
use parallel A3C-based training. In fact, the limiting factor
here is the availability of FPGAs, of which we have only 2
in the evaluation cluster, hence limiting the number of RL
episodes that can be run in parallel.
6. Conclusion
This paper presents (i) a domain-driven Bayesian RL model
for scheduling that captures the statistical dependencies be-
tween architectural resources; and (ii) a sampling-based
technique that allows the computation of gradients of a
Bayesian model without performing full probabilistic in-
ference. As data center architectures become more com-
plex (Asanovic´, 2014; Shao & Brooks, 2015), techniques
like the one proposed here will be critical in the deployment
of future accelerated applications.
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A. Extended Motivational Example
Current schedulers prioritize the use of simple online heuris-
tics (Grandl et al., 2016b) and coarse-grained resource buck-
eting (e.g., core counts, free memory) and require user
labeling of commonly used system resources (Hindman
et al., 2011; Grandl et al., 2016a) to make scheduling de-
cisions. Those approaches are untenable in truly heteroge-
neous settings as (i) defining such heuristics is difficult over
the combinatorial space of application-processor/accelerator
configurations; and (ii) user-based resource usage labeling
requires in-depth understanding of the underlying system.
This paper demonstrates the use of ML to automatically
infer such heuristics and their evolution over time as new
user workloads and/or new accelerators are added.
A.1. Dealing with Architectural Heterogeneity
We reiterate that state-of-the-art schedulers do not model the
emergent heterogeneous compute platforms that are being
widely adopted in data centers and hence leave a lot to be
desired (as can also be seen in the performance of our base-
lines). Consider, for example, the execution of the forward
algorithm on PairHMM models (Banerjee et al., 2017), a
computation that is commonly performed in computational
genomics workloads. Fig. 11 shows the significant diversity
(nearly 100×) in performance of this single workload across
CPUs (from Intel and IBM), GPUs (two models of GPUs
from NVIDIA) and FPGA implementations. The increasing
heterogeneity necessitates rethinking of the design and im-
plementation of future schedulers, as the current approach
will require an extraordinary amount of manual tuning and
expertise to adapt to the emergent systems. In contrast,
the proposed technique eliminates that work and automates
the whole process of learning the right granularity of re-
sources and scheduling workloads in cloud-based, dynamic,
multi-tenant environments, thereby improving application
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Figure 11. Architectural diversity leading to varied performance
for the PairHMM kernel.
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Figure 12. Degradation in runtime of co-located kernels due to
shared resource contention.
performance and system utilization, all with minimal human
supervision. Prior work uses microarchitectural throughput
metrics such as clock cycles per instruction (Giceva et al.,
2014; Delimitrou & Kozyrakis, 2013; 2014; Mars et al.,
2011; Mars & Tang, 2013) as proxies for processor affini-
ties. In our case, such metrics are not usable because of the
wide diversity in processors, i.e., CPU-centric units cannot
describe the performance of GPUs/FPGAs.
A.2. Dealing with Resource Granularity
Traditional schedulers use coarse-grained resource buck-
eting, i.e., they schedule macro-resources like CPU core
counts and GBs of memory. That simplifies the design of
the scheduling algorithms (both the optimization algorithms
and attached heuristics), resulting in an inability to measure
low-level sources of resource contention in the system. The
contention of such low-level resources is often the cause for
performance degradation and variability. Consider, for ex-
ample, the concurrent execution of several compute kernels
(described in Appendix C.2) on co-located hyper-threads
(i.e., threads that share resources on a single core) on an Intel
CPU. If we abstract the problem at the level of CPU threads
and memory allocated, then those kernels should execute in
isolation. The normalized runtime variation is illustrated in
Fig. 12. We observe a slowdown of as much as 40% (i.e.,
the co-located runtime is 60% of the isolated runtime) for
some combinations of kernels, and almost no slowdown
for others. That problem is further exacerbated by the ar-
chitectural diversity in processors that we described earlier.
The proposed technique accounts for such contention by
explicitly collecting information on low-level system state
by using performance counter measurements, and by esti-
mating resource usage in the system by explicitly encoding
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Figure 13. Proposed POMDP model.
the measurements in its POMDP model.
B. Implementation Details
The scheduling framework functions as follows.
1. The scheduler first makes measurements by using the
available processor performance counters (e.g., instruc-
tions retired, cache misses).
2. When a processor becomes idle (finishes running the
current kernel), it invokes the scheduler.
3. The measurements are fed into the scheduler’s BN model
as input. Using those measurements, the BN model com-
putes the utilization of different levels of architectural
resources in the system (e.g., memory bandwidth utiliza-
tion, PCIe link utilization). We refer to those utilizations
as the state of the system.
4. The computed utilization numbers, user programs repre-
sented as a DFG, and a system topology graph are fed
into an NN. The NN produces a scheduling decision that
is actuated in the system. The action space consists of a
kernel-processor pair.
5. Finally, the scheduler gets feedback from the system (i.e.,
the reward) in terms of the time it took for the job to run
as a result of its scheduling decision.
6. While in training mode, if an incorrect decision is made,
Symphony enqueues an update of the policy parameters
using back-propagation on the A2C/A3C loss function.
An incorrect decision is one where kernel input-output
dependencies are not respected, or a kernel-accelerator
pair is picked where the accelerator does not provide an
implementation of the kernel.
B.1. Graph Network Details
The structure of the graph network used in the proposed
model is illustrated in Fig. 13. The numbers of parameters
used in the different layers of the graph network are listed
in Table 2.
Table 2. Mapping of the graph network layer functions in Fig. 13.
We use the notation FCNN(a, b) to denote a 2-hidden fully-
connected layers with a and b hidden units, respectively.
Function in GN Function in 1 Function in 2
φe FCNN(64, 32) FCNN(64, 32)
φv FCNN(32, 16) –
φu FCNN(16, 16) FCNN(32, 16)
ρe→v
∑
e –
ρv→u
∑
v –
ρe→u – ReLU(e)
B.2. Hyperparameters
The hyperparameters used to train the proposed POMDP
model are listed in Table 3.
B.3. System Measurement Details
Topology Information. Consider the example of standard
NUMA based computing system with PCIe based acceler-
ators shown in Fig. 14. The system contains (i) multiple
CPUs which have non-uniform access to memory, (ii) sev-
eral accelerators (including GPUs and FPGAs) each with
their own memory, and (iii) a system interconnect which
connects all of the components of the system together. Sym-
phony encodes the system topology as a graph T = (P,N)
(also shown in Fig. 14). The nodes of the graph P corre-
spond to the processing elements (and attached memory)
and memory/system interconnects. Each of the these nodes
p ∈ P have an attached resource utilization vector. For
example, in an Intel processor, the utilization vector would
Table 3. Hyperparameters used in the model.
Hyperparameter Value
Learning Rate 0.005
LSTM Unroll Length 20
ns 20
ne 2
Inductive-bias-driven Reinforcement Learning for Efficient Schedules in Heterogeneous Clusters
CPU 0 CPU 1
Memory Bus
M
em
o
ry M
em
o
ry
PCIe 
Switch
PCIe 
Switch
PCIe 
Switch
PCIe 
Switch
GPU CAPI FPGA
N
IC
G
P
U
P
C
Ie D
evice
P
C
Ie D
evice
P
C
Ie D
evice
P
C
Ie D
evice
P
C
Ie D
evice
G
P
U
PCIe Bus
PCIe Backplane
To Network
Directly Connected PCIe Lanes
PCIe lanes connected 
over switches
PCIe Based Accelerator
PCIe Bus
Memory 
Interconnect 
CPU 
Thread
CPU Core
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include utilization like that of micro-op issue ports, floating
point unit utilization etc. (Doweck, 2016; Intel Corp., 2014).
The scheduler queries the system topology and builds the
topology graph T (which is used as an input to the RL
agent) using hwloc (Broquedis et al., 2010). hwloc pro-
vides information about CPU cores, caches, NUMA mem-
ory nodes, and the PCIe interconnect layout (i.e., connec-
tions between the PCIe root complex and PCIe switches),
as well as connection information on peripheral acceler-
ators, storage, and network devices in the system. The
scheduler does not explicitly model the rack-scale or data
center network (unlike some previous approaches, e.g., Is-
ard et al. (2009); Chowdhury et al. (2014)), but the BN
and RL model can be extended to do so. Our measure-
ments considers injection bandwidth at the network inter-
face card (NIC) to be a proxy for network performance, i.e.,
the NIC is modeled as an accelerator that accepts data at
min(PCIe Bandwidth, Injection Bandwidth).
Performance Counter Measurements. Performance
counters’ configuration and access instructions require ker-
nel mode privileges, and hence those operations are sup-
ported by Linux: system calls to configure and read the
performance counter data. Symphony uses a combination
of user-space tools, e.g., libPAPI (Terpstra et al., 2010),
PMUTools (Kleen, 2010), and perf that wrap around the sys-
tem call interface to make both system-specific and system-
independent measurements.
We configure the performance counters to make system-
wide measurements (i.e., for all processes). If the perfor-
mance counter measurements are configured in that way, it
might incur security risks, particularly by opening up side
channels through which attackers could infer workload char-
acteristics. However, analysis or mitigation of such risks
is not in the scope of this paper and may form the basis of
future work.
All kernel executions are non-preemptive in the context
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Figure 15. Architecture of the FPGA-based hardware co-processor
controlled by Symphony.
of the proposed runtime, however the OS scheduler can
preempt CPU threads. Further we prevent the OS scheduler
from re-balance tasks/threads once assigned to a particular
CPU. This is achieved by explicitly setting affinities of
threads to cores (i.e., pinning them).
Performance Penalties. Monitoring of performance coun-
ters without having to perform interrupts is almost free.
In our implementation, we capture on-core performance
counters directly before and after a single kernel invocation.
Un-core performance counters are measured periodically
(every million dynamic instructions on a core) by using a
performance monitoring interrupt. On an IBM PowerPC
processor, the interrupt handler initiates a DMA transfer of
the performance counters to memory (Sudhakar & Srini-
vasan, 2019), thereby incurring no performance penalty
(other than the time to service the interrupt). On Intel pro-
cessors, the interrupt handler has to explicitly read the per-
formance counter registers and write them to memory. In
our tests (on Intel processors), we observed a ~3% perfor-
mance penalty for applications with interrupts enabled. That
corresponds to an execution of a usermode interrupt with an
average 900-ns latency.
Distributed Execution. In our evaluation we have de-
ployed Symphony in a rack-scale distributed context (over
an EDR Infiniband network fabric) as a centralized sched-
uler controlling all processing resources. Here, all the perfor-
mance counter measurements are sent over the network to a
centralized server that makes scheduling decisions. This ap-
proach works well at the scale of a rack, where all resources
are essentially one hop away at 0.2-µs latency. Extending
Symphony to larger or slower networks might present chal-
lenges, where network latency causes stale performance
counter data to reach the scheduler. We will address these
challenges in future work.
B.4. Dynamically Reconfigurable FPGA Accelerator
Our implementation and evaluation of Symphony uses a
custom FPGA accelerator (see Fig. 15). Due to space limita-
tions, here we briefly describe the features of the accelerator.
• Processing Elements (PEs). The co-processor is opti-
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Table 4. Hardware specifications of test cluster.
Name # Specifications
M1 2 CPU IBM Power8 (SMT 8); 870 GB
RAM; GPU NVIDIA K80; FPGA
Alpha Data 7V3
M2 4 CPU IBM Power8 (SMT 4); 512 GB
RAM; GPU NVIDIA K40; FPGA
Nallatech 385
N 1 Mellanox FDR Infiniband
mized to execute the computational kernels as a single
instruction of the application. Sets of four neighboring
PEs are directly connected as a systolic element, thereby
enabling high bandwidth data transfer in between PEs and
forming the quantum of reconfiguration.
• Host-FPGA Communication. The board interfaces with
the host CPU over PCIe and can be configured to commu-
nicate with the host processor over this interface in one of
two ways: (i) using direct memory access (DMA) to the
hosts memory over the PCIe bus, or (ii) using IBM’s co-
herent accelerator processor interface (CAPI) (Stuecheli
et al., 2015).
• Dynamic Reconfiguration. The configuration of the accel-
erator (i.e., which kernels PEs are available at any time)
is controlled by Symphony. Symphony treats the recon-
figuration of the accelerator as a kernel that has to be
dispatched to the FPGA. The state of the accelerator is
fed into Symphony along with the system topology T .
• Launching Kernels. Remember CPU executors (i.e.,
threads which are given tasks to execute) are pinned or
bound to underlying hardware SMT thread. Accelerators
however require the CPUs to initiate their execution. As a
result, each accelerator in the system is assigned a proxy
executor thread that orchestrates (i.e., launches, polls for
completion etc.) its execution. These executors are re-
sponsible for managing their own queues for maintaining
tasks that are “waiting” for execution.
C. Evaluation Environment
C.1. Evaluation System
All evaluation experiments are performed on an 11 node
rack-scale test-bed of IBM Power8 CPUs, NVIDIA K40
and K80 GPUs, as well as FPGAs (listed in Table 4). All the
machines in the cluster are connected using a single switch
EDR Infiniband network.
C.2. Evaluation Workloads
We illustrated the generality of the proposed approach on a
variety of real-world workloads (listed in Table 5) that used
CPUs, GPUs, and FPGAs:
1. variant-calling and genotyping analysis (Van der Auw-
era et al., 2013) on human genome datasets appropriate
for clinical use (consisting of Align, IR, and HC in
Table 5),
2. epilepsy detection and localization (Varatharajah et al.,
2017) on intra-cranial electroencephalography data;
and
3. online security analytics (Cao et al., 2015) on
network- and host-level intrusion detection system
event-streams.
For the variant-calling and genotyping workload we use the
NA12878 genome sample from the GIAB consortium (Zook
et al., 2016) for all our experiments as it is representative
of human clinical datasets. For the EEG and AT workloads,
we use the same datasets as discussed in the original papers.
Table 5. Enumeration of workloads used to evaluation.
Application Processors Implementations
CPU GPU FPGA
Alignment (Align) 3 3 3 (Li & Durbin, 2009; 2010; Langmead et al., 2009; Zaharia et al.,
2011; Banerjee et al., 2019a; 2016),
Indel Realignment (IR) 3 7 7 (McKenna et al., 2010; Nothaft et al., 2015)
Variant Calling (HC) 3 3 3 (Li et al., 2009; McKenna et al., 2010; Nothaft, 2015; Rimmer
et al., 2014; Banerjee et al., 2017)
EEG-Graph (EEG) 3 3 3 (Varatharajah et al., 2017; Banerjee et al., 2019b)
AttackTagger (AT) 3 3 3 (Cao et al., 2015; Banerjee et al., 2019b)
